HP 13255

CONTROL STORE MODULE

Manual Part No. 13255-91144

PRINTED

AUG-01-76

DATA TERMINAL TECHNICAL INFORMATION





1.0 INTRODUCTION.

The ROM (EA) Module contains space for up to 12K of ROM for storing the operating system firmware.

2.0 OPERATING PARAMETERS.

A summary of operating parameters for the ROM (FA) Module is contained in tables 1.0 through 5.0.

Table 1.0 Physical Parameters

 Nomenclature 	_	
I I I DOM (FA) DOA	12 5 v 4 0 v 0 5	0.44
I		1
! !		
Number of Backplane Slots Red	nuired: 1	
	ROM (EA) PCA	Nomenclature

HP 13255

CONTROL STORE MODULE

Manual Part No. 13255-91144

PRINTED

AUG-01-76

NOTICE

The information contained in this document is subject to change Without notice.

HEWLETT-PACKARD MAKES NO WARRANTY OF ANY KIND WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Hewlett-Packard shall not be liable for errors contained herein or for incidental or consequential damages in connection with the furnishing, performance, or use of this material.

This document contains proprietary information which is protected by Copyright. All rights are reserved. No part of this document may be photocopied or reproduced without the prior written consent of Hewlett-Packard Company.

Copyright c 1976 by HEWLETT-PACKARD COMPANY

NOTE: This document is part of the 264XX DATA TERMINAL product series Technical Information Package (HP 13255).

1.0 INTRODUCTION.

The Control Store Module contains space for up to 8K of ROM and provides 1K byte of read/write storage.

2.0 OPERATING PARAMETERS.

A summary of operating parameters for the Control Store Module is contained in tables 1.0 through 5.0.

Table 1.0 Physical Parameters

=======================================		:======================================	
Part Number 	Nomenclature	Size (L x W x D) +/-0.100 Inches	(Pounds)
	Control Store PCA	12.5 x 4.0 x 0.5	0.44
	Number of Backplane Slots Req	quired: 1	

Table 2.0 Reliability and Environmental Information

==		:=======		22222222222		=======================================
1						!
1	Environmental:	(X) HP	Class B	() Ot1	her:	1
	Restrictions: Ty	pe tested a	t product	level		
!=	*************	:=========	=======	332322222	=======================================	=======================================
1	Fail	ure Rate:	1.325	(percent per	1000 hours)	
==						

Table 3.0 Power Supply and Clock Requirements - Measured (At +/-5% Unless Otherwise Specified)

•		-12 Volt Supply	-42 Volt Supply
1 @ 700 mA	@ mA	@ 100 mA	l @ mA l
 	NOT APPLICABLE	 	 NOT APPLICABLE
i			i
115 vol	lts ac	220 vo	olts ac
e	e A		A
NOT APPI	LICABLE	NOT APE	PLICABLE
! ! !	Clock Frequency:	4.915 MHz +/- 0.19	i

Table 4.0 Jumper Definitions

PCA PCA Designation					Function	on .				
		In I		1	Out					
=======================================		. ===================================		:=== ===	:====:	====	===:	=====	======	
 	1 K 2 K 4 K	Add 0 t	re In, t	ADDR ADDR	 	Add Add Add	2K	to	START START START	ADDR
STARTI	8 K		O START		i	Add			START	
ADDR I	16K	•	O START	- · · · -	ĺ	Add	16K	to	START	ADDR
i	32K	Add 0 t	O START	ADDR	1	Add	32K	to	START	ADDR
1-		1			!					
ROM	1	ROM	Disable	ed .	1		ŔŌ	M Er	nabled	
DI	A G	I ROM S	tarts at	32K	!	i	ROM (Stai	rts at	0
		1			1					
		1			ı					

Table 5.0 Connector Information

	Table 5.0) Connector Information
1		
Connector	Signal	Signal
l and Pin No.	Name I	Description
==========	=======================================	
1 P1, Pin 1	+5V	+5 Volt Power Supply
-2	GND	Ground Common Return (Power and Signal)
-3	SYS CLK	4.915 MHz System Clock
-4	-12V	-12 Volt Power Supply
-5	ADDRO	Negative True, Address Bit 0
-6	ADDR1	Negative True, Address Bit 1
-7	ADDR2	Negative True, Address Bit 2
-8	ADDR3	Negative True, Address Bit 3
-9	ADDR4	Negative True, Address Bit 4
-10	ADDR5	Negative True, Address Bit 5
-11	ADDR6	Negative True, Address Bit 6
-12	ADDR7	Negative True, Address Bit 7
-13	ADDR8	Negative True, Address Bit 8
-14	ADDR9	Negative True, Address Bit 9
-15	ADDR10	Negative True, Address Bit 10
-16	ADDR11	Negative True, Address Bit 11
-17	ADDR12	Negative True, Address Bit 12
-18	ADDR13	Negative True, Address Bit 13
-19	ADDR14	Negative True, Address Bit 14
-20	ADDR15	Negative True, Address Bit 15
-21	1/0	Negative True, Input Output/Memory
-22	i GND	Ground Common Return (Power and Signal)

Table 5.0 Connector Information (Cont'd.)

22222222222		
i Connector	Signal	Signal
and Pin No.	Name	Description
P1, Pin A	GND	Ground Common Return (Power and Signal)
-B	1	1
- _D	* 1	; 1)
i -c) Not Used
1	1	1)
-D	l	1)
!		l Name to the Control of the Control
-E	BUS0	Negative True, Data Bus Bit 0
-F	BUS1	Negative True, Data Bus Bit 1
1		I l
-н	BUS2	Negative True, Data Bus Bit 2
1	i	1
-J	BUS3	Negative True, Data Bus Bit 3
1 0		Nometine Mana Data Due Dit 4
-K	BUS4	Negative True, Data Bus Bit 4
-L	BU\$5	Negative True, Data Bus Bit 5
i	1	
-M	BUS6	Negative True, Data Bus Bit 6
t .		l l
-N	RUS7	Negative True, Data Bus Bit 7
		Negative Three Smiths (Danit Three Chale
-P	WRITE	Negative True, Write/Read Type Cycle
-R		Not Used
i "		1
-s	TIAW	Negative True, Wait Control Line
1	İ	l l
-T	PRIOR IN	Bus Controller Priority In
<u> </u>	DOTOD OUM	
-U	PRIOR OUT	Bus Controller Priority Out
-v		 }
i		· · · · · · · · · · · · · · · · · · ·
i -w		Not Used
1		1)
-x		<u> </u>
V	D.()	Namatika (Inua Damuagh (Dug Daha
- Y	REQ	Negative True, Request (Bus Data Currently Valid)
İ		
-Z		Not lised

- FUNCTIONAL DESCRIPTION. Refer to the block diagram (figure 1), schematic diagram (figure 2), timing diagrams (figures 3, 4, and 5), component location diagram (figure 6), and parts list (02640-60144) located in the appendix.
 - As shown in the block diagram, the Control Store Module contains 8K bytes of ROM, 1K byte of RAM, a RAM select comparator, a RAM select decoder, and associated timing and control logic.
- 3.1 ROM. The ROM block consists of four EA 4900 chips, each containing 2048 bytes.
- 3.2 RAM. The RAM provides 1K of 8-bit words of addressable read/write storage. It consists of eight Intel 2102 or equivalent chips, each containing 1024 bits.
- RAM SELECT COMPARATOR. The RAM select comparator applies a RAM SEL signal to the timing logic. The RAM SEL signal is determined by the configuration of starting address jumpers and address bits ADDR10 through ADDR15.
- ADDR11 through ADDR15. When a ROM address is recognized, a ROM SEL (U311, Pin 6) signal is applied to the timing logic and the appropriate 2K module of ROM is enabled by its SEL signal.
- 3.5 TIMING AND CONTROL LOGIC.
- 3.5.1 The timing and control logic generates the necessary signals to perform the read or write operation. The 93L10 counter (U32) drives the logic through the states required for the operation. The counter advances on the negative edge of SYS CLK after the counter is enabled.
- 3.5.2 ROM READ. The SYS CLK, I/O, REO, WRITE, and ROM SEL lines enable the 93L10 counter (U32) and asserts the READ ADDRESS, WAIT, and ROM OUT CLK signals. The counter advances to the states labeled in the timing diagram in figure 3 on the clock edges indicated by arrows. State 2 and the positive half of the SYS CLK drops READ ADDRESS. On the sixth

clock, the counter is preset to State 8, thus terminating the WAIT signal. By that time, ROM data (BUSO through BUS7) is valid. When REQ is dropped, ROM OUT CLK is terminated and ROM bus gates are disabled.

- 3.5.3 RAM READ. The SYS CLK, I/O, REQ, WRITE, and RAM SEL signals enable the 93L10 counter, U32. The generated WAIT, RAM OUT CLK, RAM ENABLE, and READ/WRITE signals are detailed in the RAM read timing diagram in figure 4. When the RAM SEL signal is decoded and I/O is high, the RAM is enabled by the RAM ENABLE signal. READ/WRITE stays high throughout the entire cycle. The counter advances to the states labeled in figure 4 on the clock edges indicated by arrows. On the sixth clock, the counter is preset to State 8, which terminates the WAIT signal. By then, the RAM data BUSO through BUS7 is valid. When REQ goes high, RAM OUT CLK is terminated and RAM bus gates are disabled.
- 3.5.4 RAM WRITE. A RAM write operation is similar to the RAM read operation described in section 3.5.3 above. During RAM writes the WRITE signal is asserted as shown on the RAM write timing diagram, figure 5. In State 1, the latch (U21, Pins, 1, 2, 8, 9, 10, 11, 12, and 13) is reset. The READ/WRITE (U21, Pin 12) signal goes low and data is written into memory. When the counter moves into State 8, the latch is set; the READ/WRITE signal goes high; and the WAIT signal is terminated. The RAM OUT CLK signal remains low during the entire cycle.
- 4.0 ROM ORDERING INFORMATION.
- 4.1 VENDOR. The ROM used is Electronic Arrays' EA4900. It is a 16,384-bit static read-only-memory organized as 2,048 words, 8 bits per word.
- 4.2 SPECIFICATION. Refer to Electronic Arrays' EA4900 specification sheet.
- DATA CARD FORMATTING. Electronic Arrays' requires that the ROM data be supplied on a deck of standard 80-column computer cards. Each card is to be punched as follows: Note that for the EA4900, a 3-digit octal number is used for representing the 8 ROM outputs for each byte.

Card Column No.	Card Contents
EA 4900	
1-4	Punch a 4-digit octal number representing the input address for the first of the 16 output words appearing on this card. (This is the initial address.)
5-7	Punch a 3-digit octal number representing the outputs for the initial input address.
8-10	Punch a 3-digit octal number representing the outputs for the initial input address +1.
11-13	Punch a 3-digit octal number representing the outputs for the initial input address +2.
-	-
-	•
•	•
50-52	Punch a 3-digit octal number representing the outputs for the initial input address +15.
69-80	The unique number assigned to this ROM pattern by EA must be punched in this field enclosed by blank spaces. This number can be obtained by contacting your local EA salesman, representative, or the marketing department at the factory directly.

Each card, therefore carries (in octal) the initial input address for the 16 output words contained on that card, the 16 output words themselves (in octal) and the unique ROM number. The cards must be provided for all possible sequential address locations (in blocks of 16). A 2048 word ROM, therefore, requires 128 cards, with all 16 output words defined on each card.

4.4 ROM PULL-UPS. The ROM has programmable input resistors. To provide minimum high level input voltage (3.5V) at least one ROM chip must be programmed with internal pull-ups.




Figure 1 Control Store Module Block Diagram AUG-01-76 13255-91144







Figure 2 Control Store PCA Schematic Diagram AUG-01-76 13255-91144

SIGNAL	CONNECTOR AND PIN NO.	31A16 + 200 NSEC
SYS CLK	PI, PIN3	<u>ْ</u> ىرىكىنىنىنىنىڭدىشىنىدىنىدىنىدىنىدىنىدىنىدىنىدىنىدىنىدى
ADDR Ø-15	PI, PINS 5 THRU 20	
WRITE	PI,PINP	H
REQ	PI, PINY	
READ ADDRESS	U22, PIN6	
WAIT	PI,PINS	tACO = 1.2 MBEC - 19
BUS 9-7	PI, PINE THRU N	DATA VALID
ROM OUT CLK	U25, PIN8	







Replaceable Parts

Reference Designation	HP Part Number	Qty	Description	Mfr Code	Mfr Part Number
	02 640-60144	1	GP BASIC MEMCRY ASSEMBLY DATE CODE: A-1628-22 REVISION DATE: 08-13-76	28480	02640-60144
C1 C2 C3 C4 C5	01 60-0393 01 60-1746 01 50-0121 01 50-0121 01 50-0121	1 1 4	CAPACITOR-FXG 39UF+-10% 10VDC TA CAPACITOR-FXG 15UF+-10% 20VDC TA CAPACITOR-FXG -1UF +80-20% 50WVDC CER CAPACITOR-FXG -1UF +80-20% 50WVDC CER CAPACITOR-FXG -1UF +80-20% 50WVDC CER	56289 56289 28480 28480 28480	1500396X901082 1500156X902082 0150-0121 0150-0121 0150-0121
L6 C7 L8 L9 C1U	0150-0121 0160-2055 0160-2055 0160-2055 0160-2055	19	CAPACITOR-FXG .1UF +80-20% 50WVDC CER CAPACITOR-FXD .01UF +80-20% 100WVDC CER CAPACITOR-FXD .01UF +80-20% 100WVDC CER CAPACITOR-FXC .01UF +80-20% 100WVDC CER CAPACITOR-FXC .01UF +80-20% 10CWVDC CER	28480 28480 28480 28480 28480	0150-0121 0160-2055 0160-2055 0160-2055 0160-2055
611 612 613 614 615	0160-2055 0160-2055 0160-2055 0160-2055 0160-2055		CAPACITOR-FXD .01UF +80-20% 100MVDC CER CAPACITOR-FXD .01UF +80-20% 100MVDC CER CAPACITOR-FXD .01UF +80-20% 100MVDC CER CAPACITOR-FXD .01UF +80-20% 100MVDC CER CAPACITOR-FXD .01UF +80-20% 10CMVDC CER	28480 28480 28480 28480 28480	0160-2055 0160-2055 0160-2055 0160-2055 0160-2055
C16 C17 C18 C19 C20	0160-2055 0160-2055 0160-2055 0160-2055 0160-2055		CAPACITOR-FXC .01UF +80-20% 100HVDC CER CAPACITOR-FXD .01UF +80-20% 10CHVDC CER CAPACITOR-FXC .01UF +80-20% 10CHVDC CER CAPACITOR-FXC .01UF +80-20% 10CHVDC CER CAPACITOR-FXC .01UF +80-20% 10CHVDC CER	28480 28480 28480 28480 28480	0160-2055 0160-2055 0160-2055 0160-2055 0160-2055
L21 L22 C23 C24 L25	0160-2055 0160-2055 0160-2055 0160-2055 0160-2055		CAPACITOR-FXC .01UF +80-20% 100WVDC CER CAPACITOR-FXC .01UF +80-20% 100WVDC CER CAPACITOR-FXC .01UF +80-20% 100WVDC CER CAPACITOR-FXC .01UF +80-20% 100WVDC CER CAPACITOR-FXC .01UF +80-20% 100WVDC CER	28480 28480 28480 28480 28480	0160-2055 0160-2055 0160-2055 0160-2055 0160-2055
£1	0360-0124	1	TERMINAL-STUC SGL-PIN PRESS-MTG	28480	0360-0124
R1 H2 R3 R4 R5	06 83-1025 06 83-4715 06 83-1025 18 10-0055 18 10-0121	2 1 1 1	RESISTOR 1K 5% .25W FC TC=-400/+600 RESISTOR 470 5% .25W FC TC=-400/+600 RESISTOR 1K 5% .25W FC TC=-400/+600 NETWORK-RES 9-PIN-SIP .15-PIN-SPCG NETWORK-RES 9-PIN-SIP .15-PIN-SPCG	01121 01121 01121 28480 28480	CB1025 CB4715 CB1025 1810-0055 1810-0121
U11 U12 U13 U14 U15	1820-1078 1820-1078 1820-1078 1820-1078 1820-1078	8	IC 1K RAN NMCS IC 1K RAM NMCS IC 1K RAM NMOS IC 1K RAM NMCS IC 1K RAM NMCS IC 1K RAM NMCS	28480 28480 28480 28480 28480	1820-1078 1820-1078 1820-1078 1820-1078 1820-1078
016 017 018 019 021	1820-1078 1820-1078 1820-1078 1820-1199 1820-1202	5 1	IC 1K RAM NMGS IC 1K RAM NMGS IC 1K RAM NMCS IC 1K RAM NMCS IC-DIGITAL SN74LSO4N TTL LS HEX 1 IC-DIGITAL SN74LSION TTL LS TPL 3 NAND	28480 28480 28480 01295 01295	1820-1078 1820-1078 1820-1078 SN74L 504N SN74L 510N
U22 U23 U24 U25 U26	1820-1197 1820-1209 1820-1201 1820-1203 1820-1199	2 4 1 1	IC-DIGITAL SN74LSOON TTL LS QUAD 2 NAND IC-DIGITAL SN74LS38N TTL LS QUAD 2 NAND IC-DIGITAL SN74LSOON TTL LS QUAD 2 AND IC-DIGITAL SN74LS1IN TTL LS TPL 3 AND IC-DIGITAL SN74LS04N TTL LS HEX 1	01295 01295 01295 01295 01295	SN74L SOON SN74L S38N SN74L S08N SN74L S1 1N SN74L S04N
U27 U28 U29 U31 U32	1820-1209 1820-1199 1820-1209 1820-1197 1820-0669	1	IC-DIGITAL SN74LS38N TTL LS QUAD 2 NAND IC-DIGITAL SN74LS36N TTL LS HEX I IC-DIGITAL SN74LS38N TTL LS QUAD 2 NAND IC-DIGITAL SN74LS30N TTL LS QUAD 2 NAND IC-DIGITAL 93L10DC TTL L BCD SYNCHRO	01295 01295 01295 01295 07263	SN74L S3 8N SN74L S0 4N SN74L S3 8N SN74L S3 8N 93L 1 ODC
U33 U210 U311 U312 U313	1820-1199 1820-1209 1820-1204 1820-1199 1820-1216	1	IC-DIGITAL SN74LSO4N TTL LS HEX 1 IC-DIGITAL SN74LS38N TTL LS QUAD 2 NAND IC-DIGITAL SN74LS20N TTL LS DUAL 4 NAND IC-DIGITAL SN74LSO4N TTL LS HEX 1 IC-DIGITAL SN74LS138N TTL LS 3	01295 01295 01295 01295 01295	SN74L S04N SN74L S38N SN74L S2 ON SN74L S04N SN74L S1 38N
U314 U315	1820-1215 1820-1215	2	IC-DIGITAL SN74LS136N TTL LS QUAD 2 IC-DIGITAL SN74LS136N TTL LS QUAD 2	01295 01295	SN74L S1 36N , SN74L S1 36N
MIA MIA	1200-0482 1258-0124 1258-0124	1 2	SOCKET—IC 16—CONT DIP—SLDR PIN—PROGRAMMING JUMPER; 30 CONTACT PIN—PROGRAMMING JUMPER; 30 CONTACT	91506 91506 91506	516-AG11D 8136-475G1 8136-475G1
XU111 XU112 XU113 XU114	1200-0541 1200-0541 1200-0541 1200-0541	4	SOCKET-IC 24-CONT DIP DIP-SLDR SOCKET-IC 24-CONT DIP DIP-SLDR SOCKET-IC 24-CONT DIP DIP-SLDR SOCKET-IC 24-CONT DIP DIP-SLDR	28489 28489 28480 28480 28480	1200-0541 1200-0541 1200-0541 1200-0541